Ghosh A, Sinha A. Performance Analysis of FPGA Based MAC Unit using DBTNS Multiplier & TRNS Adder for Signal Processing Algorithm. EJAS [Internet]. 2018Nov.5 [cited 2024Sep.29];6(5):31. Available from: http://116.203.177.230/index.php/AIVP/article/view/5394